Ships to you between Thu. 18 Jul to Mon. 22 Jul
SJA1105ELY NXP
SJA1105P/Q/R/S Rev. 1 1 November 2017 Objective short data sheet 1 Features and benefits 1.1 General features 5-port store and forward architecture Each port individually configurable for 10/100 Mbit/s when operated as MII/RMII and 10/100/1000 Mbit/s when operated as RGMII or SGMII Independent I/O voltage domains: selectable 1.8/2.5/3.3 V operation for MII/RMII/ RGMII selectable 1.8/2.5/3.3 V for host interfacing 1.2 V core voltage domains Small footprint: LFBGA159 (12 mm 12 mm) package Automotive Grade 2 ambient operating temperature: -40 C to +105 C Automotive product qualification in accordance with AEC-Q100 Rev-H 1.2 Ethernet switching and AVB features IEEE 802.3 compliant IEEE 802.1Q defined tag support 4096 VLANs supported Priority-based QoS handling as specified in IEEE 802.1Q Hardware support for IEEE 802.1AS timestamping and IEEE 802.1Qav AVB traffic shaping 16 credit-based shapers available according to IEEE 802.1Qav shapers can be freely allocated to any priority queue on a per port basis Support for SR Class A, Class B, and Class C traffic IEEE 1588v2 one-step sync forwarding in hardware Statistics for dropped frames and buffer load 1.3 Interface features MII/RMII for interfacing with 10/100 Mbit/s PHYs/host processor (Fast Ethernet) RGMII for interfacing with 10/100/1000 Mbit/s PHYs/host processor/cascading (Gigabit Ethernet) internal delay for interface connection without external delay components SGMII for interfacing with 10/100/1000 Mbit/s PHYs/host processor/cascading MAC and PHY modes for interfacing (MII/RMII/RGMII/SGMII) directly with another switch or host processor Programmable drive strength for MII/RMII/RGMII interfaces SPI for host processor accessNXP Semiconductors SJA1105P/Q/R/S 1.4 Other features 25 MHz system clock input from crystal oscillator or AC-coupled single-ended clock 25 MHz reference clock output Device reset input from host processor Synchronization output for cascading devices IEEE 1149.1/1149.6 compliant JTAG interface for TAP controller access and BSCAN 2 Related documentation For the full data sheet and application hints, please register with DocStore at