Ships to you betweenFri. 19 Jul to Wed. 24 Jul
74HC153PW,118 Nexperia
Ships to you between Thu. 18 Jul to Mon. 22 Jul
Ships to you between Fri. 12 Jul to Thu. 18 Jul
74HC153 74HCT153 Dual 4-input multiplexer Rev. 10 13 August 2021 Product data sheet 1. General description The 74HC153 74HCT153 is a dual 4-input multiplexer. The device features independent enable inputs (nE) and common data select inputs (S0 and S1). For each multiplexer, the select inputs select one of the four binary inputs and routes it to the multiplexer output (nY). A HIGH on E forces the corresponding multiplexer outputs LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V . CC 2. Features and benefits Wide supply voltage range from 2.0 to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Input levels: For 74HC153: CMOS level For 74HCT153: TTL level Non-inverting outputs Separate enable input for each output Common select inputs Permits multiplexing from n lines to 1 line Enable line provided for cascading (n lines to 1 line) Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Specified from -40 C to +85 C and -40 C to +125 C. 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC153D -40 C to +125 C SO16 plastic small outline package 16 leads SOT109-1 body width 3.9 mm 74HCT153D 74HC153PW -40 C to +125 C TSSOP16 plastic thin shrink small outline package SOT403-1 16 leads body width 4.4 mm 74HCT153PWNexperia 74HC153 74HCT153 Dual 4-input multiplexer 4. Functional diagram 1 2E 1I0 6 1I1 1Y 5 7 MUX 1I2 4 1I3 3 S0 14 6 5 4 3 10 11 12 13 S1 2 1I0 1I1 1I2 1I3 2I0 2I1 2I2 2I3 2I0 14 S0 10 2I1 2Y 2 S1 11 9 MUX 2I2 1 1E 12 2I3 15 2E 13 1Y 2Y 2E 7 9 001aal843 15 001aal844 Fig. 1. Logic symbol Fig. 2. Functional diagram 1E 1I3 1I2 1I1 1I0 S0 S1 2I3 2I2 2I1 2I0 2E 1Y 2Y 001aal845 Fig. 3. Logic diagram 74HC HCT153 All information provided in this document is subject to legal disclaimers. Nexperia B.V. 2021. All rights reserved Product data sheet Rev. 10 13 August 2021 2 / 14