2300 MHz to 2900 MHz Balanced Mixer, LO Buffer and RF Balun Data Sheet ADL5363 FEATURES FUNCTIONAL BLOCK DIAGRAM VCMI IFOP IFON PWDN COMM RF frequency range of 2300 MHz to 2900 MHz 20 19 18 17 16 IF frequency range of dc to 450 MHz Power conversion loss: 7.7 dB ADL5363 1 15 VPMX LOI2 SSB noise figure of 7.6 dB Input IP3 of 31 dBm Typical LO drive of 0 dBm 2 14 RFIN VPSW Single-ended, 50 RF and LO input ports High isolation SPDT LO input switch Single-supply operation: 3.3 V to 5 V RFCT 3 13 VGS1 Exposed pad, 5 mm 5 mm 20-lead LFCSP BIAS 1500 V HBM/1250 V FICDM ESD performance GENERATOR COMM 4 12 VGS0 APPLICATIONS Cellular base station receivers Transmit observation receivers COMM 5 11 LOI1 Radio link downconverters 6 7 8 9 10 GENERAL DESCRIPTION VLO3 LGM3 VLO2 LOSW NC NC = NO CONNECT The ADL5363 uses a highly linear, doubly balanced passive mixer core along with integrated RF and local oscillator (LO) Figure 1. balancing circuitry to allow for single-ended operation. The The ADL5363 provides two switched LO paths that can be used ADL5363 incorporates an RF balun to provide optimal in TDD applications where it is desirable to rapidly switch between performance over a 2300 MHz to 2900 MHz input frequency two local oscillators. LO current can be externally set using a range. The balanced passive mixer arrangement provides good resistor to minimize dc current commensurate with the desired LO-to-RF leakage, typically better than 30 dBm, and excellent level of performance. For low voltage applications, the ADL5363 intermodulation performance. The balanced mixer core also is capable of operation at voltages down to 3.3 V with provides extremely high input linearity, allowing the device to substantially reduced current. For low voltage operation, an be used in demanding cellular applications where in-band additional logic pin is provided to power down (<200 A) the blocking signals might otherwise result in the degradation of circuit when desired. dynamic performance. The ADL5363 is fabricated using a BiCMOS high performance IC process. The device is available in a 5 mm 5 mm, 20-lead LFCSP and operates over a 40C to +85C temperature range. An evaluation board is also available. Table 1. Passive Mixers Single Single Mixer Dual Mixer RF Frequency (MHz) Mixer and IF Amp and IF Amp 500 to 1700 ADL5367 ADL5357 ADL5358 1200 to 2500 ADL5365 ADL5355 ADL5356 2300 to 2900 ADL5363 ADL5353 ADL5354 Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20112015 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 09914-001ADL5363 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 3.3 V Performance ...................................................................... 14 Applications ....................................................................................... 1 Upconversion .............................................................................. 15 General Description ......................................................................... 1 Spurious Performance ............................................................... 16 Functional Block Diagram .............................................................. 1 Circuit Description......................................................................... 17 Revision History ............................................................................... 2 RF Subsystem .............................................................................. 17 Specifications ..................................................................................... 3 LO Subsystem ............................................................................. 18 5 V Performance ........................................................................... 4 Applications Information .............................................................. 19 3.3 V Performance ........................................................................ 4 Basic Connections ...................................................................... 19 Absolute Maximum Ratings ............................................................ 5 IF Port .......................................................................................... 19 ESD Caution .................................................................................. 5 Mixer VGS Control DAC .......................................................... 19 Pin Configuration and Function Descriptions ............................. 6 Evaluation Board ............................................................................ 20 Typical Performance Characteristics ............................................. 7 Outline Dimensions ....................................................................... 23 5 V Performance ........................................................................... 7 Ordering Guide .......................................................................... 23 REVISION HISTORY 2/15Rev. 0 to Rev. A Deleted Figure 37 and Figure 38 ................................................... 13 Deleted Bias Resistor Selection Section ....................................... 19 Changes to Figure 48 ...................................................................... 20 Changes to Table 7 .......................................................................... 21 Updated Outline Dimensions ....................................................... 23 Changes to Ordering Guide .......................................................... 23 7/10Revision 0: Initial Version Rev. A Page 2 of 24