Low Capacitance, Low Charge Injection, 15 V/+12 V iCMOS Quad SPST Switches Data Sheet ADG1211/ADG1212/ADG1213 FEATURES FUNCTIONAL BLOCK DIAGRAM S1 S1 1 pF off capacitance S1 IN1 IN1 IN1 2.6 pF on capacitance D1 D1 D1 <1 pC charge injection S2 S2 S2 33 V supply range IN2 IN2 IN2 D2 D2 D2 120 on resistance ADG1211 ADG1212 ADG1213 S3 S3 S3 Fully specified at 15 V, +12 V IN3 IN3 IN3 No V supply required L D3 D3 D3 3 V logic-compatible inputs S4 S4 S4 Rail-to-rail operation IN4 IN4 IN4 D4 D4 D4 16-lead TSSOP and 16-lead LFCSP Typical power consumption: <0.03 W SWITCHES SHOWN FOR A LOGIC 1 INPUT APPLICATIONS Figure 1. Automatic test equipment Data acquisition systems Battery-powered systems Sample-and-hold systems Audio signal routing Video signal routing Communication systems GENERAL DESCRIPTION The ADG1211/ADG1212/ADG1213 are monolithic complemen- The ADG1211/ADG1212/ADG1213 contain four independent tary metal-oxide semiconductor (CMOS) devices containing single-pole/single-throw (SPST) switches. The ADG1211 and four independently selectable switches designed on an iCMOS ADG1212 differ only in that the digital control logic is inverted. (industrial CMOS) process. iCMOS is a modular manufacturing The ADG1211 switches are turned on with Logic 0 on the process combining high voltage CMOS and bipolar technologies. appropriate control input, while Logic 1 is required for the It enables the development of a wide range of high performance ADG1212. The ADG1213 has two switches with digital control logic similar to that of the ADG1211 the logic is inverted on the analog ICs capable of 33 V operation in a footprint that no previous other two switches. The ADG1213 exhibits break-before-make generation of high voltage devices has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS switching action for use in multiplexer applications. components can tolerate high supply voltages while providing Each switch conducts equally well in both directions when on increased performance, dramatically lower power consumption, and has an input signal range that extends to the supplies. In the and reduced package size. off condition, signal levels up to the supplies are blocked. The ultralow capacitance and charge injection of these switches PRODUCT HIGHLIGHTS make them ideal solutions for data acquisition and sample-and- 1. Ultralow capacitance. hold applications, where low glitch and fast settling are required. 2. <1 pC charge injection. Fast switching speed coupled with high signal bandwidth make 3. 3 V logic-compatible digital inputs: V = 2.0 V, V = 0.8 V. IH IL the devices suitable for video signal switching. 4. No V logic power supply required. L iCMOS construction ensures ultralow power dissipation, 5. Ultralow power dissipation: <0.03 W. making the devices ideally suited for portable and battery- 6. 16-lead TSSOP and 3 mm 3 mm LFCSP packages. powered instruments. Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No Tel: 781.329.4700 20052016 Analog Devices, Inc. All rights reserved. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com 04778-001ADG1211/ADG1212/ADG1213 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Absolute Maximum Ratings ............................................................6 Applications ....................................................................................... 1 ESD Caution...................................................................................6 Functional Block Diagram .............................................................. 1 Pin Configurations and Function Descriptions ............................7 General Description ......................................................................... 1 Terminology .......................................................................................8 Product Highlights ........................................................................... 1 Typical Performance Characteristics ..............................................9 Revision History ............................................................................... 2 Test Circuits ..................................................................................... 12 Specifications ..................................................................................... 3 Outline Dimensions ....................................................................... 14 Dual Supply ................................................................................... 3 Ordering Guide .......................................................................... 15 Single Supply ................................................................................. 5 REVISION HISTORY 11/2016Rev. C to Rev. D 2/2009Rev. 0 to Rev. A Change to VDD Parameter, Table 2 ............................................... 5 Changes to Power Requirements, IDD, Digital Inputs = 5 V Parameter, Table 1 ............................................................................. 4 3/2016Rev. B to Rev. C Changes to Power Requirements, IDD, Digital Inputs = 5 V Changes to Figure 3 .......................................................................... 7 Parameter, Table 2 ............................................................................. 5 Updated Outline Dimensions ....................................................... 14 Changes to Ordering Guide .......................................................... 15 7/2005Revision 0: Initial Version 8/2012Rev. A to Rev. B Changes to Table 1 ............................................................................ 3 Changes to Table 2 ............................................................................ 5 Change to Table 6 ............................................................................. 7 Updated Outline Dimensions ....................................................... 14 Changes to Ordering Guide .......................................................... 15 Rev. D Page 2 of 16